


Giga-tronics

**OPERATION & MAINTENANCE
MANUAL**

MODEL 7200
Synthesized Microwave Sweeper



Volume 2 of 2

Manual Part Number: 120AM00300

Print Date: January, 1995

Printed in U.S.A.

Giga-tronics, Inc. ❖ 4650 Norris Canyon Road ❖ San Ramon, California 94583
Phone (510) 328-4650, or (800) 726-4442 ❖ Fax (510) 328-4700
Repair Service (800) 444-2878 ❖ Repair Service Fax (510) 328-4702

WARRANTY

Giga-tronics Model 7200 instruments are warranted against defective materials and workmanship for three years from date of shipment. Giga-tronics will at its option repair or replace products that are proven defective during the warranty period.

This warranty DOES NOT cover damage resulting from improper use, nor workmanship other than Giga-tronics service.

There is no implied warranty of fitness for a particular purpose, nor is Giga-tronics liable for any consequential damages.

Specification and price change privileges are reserved by Giga-tronics.

SYMBOLS

Block diagram symbols frequently used in the manual are illustrated below.




TABLE OF CONTENTS

VOLUME 1

Preface

Warranty	overleaf title page
Symbols	overleaf title page
Part Numbers	iii
Options, Special Configurations, & Modifications	iii
Serial Numbers	iii
Manual Changes	iii

Introduction & Performance

Specifications 1

GENERAL INFORMATION	1-1
INTRODUCTION	1-2
Purpose and Function	1-2
Capabilities	1-2
Performance Characteristics	1-2
Weight and Dimensions	1-2
Power Requirements	1-2
Environmental Requirements	1-2
Items Furnished	1-2
Items Required	1-2
Tools and Test Equipment	1-2
Storage	1-3
Cooling	1-3
Cleaning	1-3
Installation and Preparation for Use	1-3
Receiving Inspection	1-3
Preparation for Reshipment	1-3
Safety Precautions	1-4
Voltage Selection	1-5
Fuse Selection	1-5
PERFORMANCE SPECIFICATIONS	1-6
CW Operation	1-6
Spectral Purity	1-6
RF Output Power	1-7
Analog Frequency Sweep	1-8
Analog Sweep Modes	1-9

Analog Sweep Functions	1-9
Analog Sweep Frequency Markers	1-9
Digital (Step/Dwell) Frequency Sweep	1-9
Digital Sweep Modes	1-10
Digital Sweep Functions	1-10
Analog Power Sweep	1-10
Analog Power Sweep Modes	1-11
Analog Power Sweep Functions	1-11
Digital (Step/Dwell) Power Sweep	1-11
Digital Power Sweep Modes	1-11
Digital Power Sweep Functions	1-12
PM Envelope Parameters	1-12
Internally Generated PM Repetition Rate	1-12
Internally Generated PM Delay	1-13
Internally Generated PM Width	1-13
Externally Triggered PM Envelope	1-13
Externally Generated PM Envelope	1-13
AM Envelope Parameters	1-14
AM Indicator	1-14
Internally Generated AM Envelope	1-14
Externally Supplied AM Envelope	1-14
FM Envelope Parameters	1-15
FM Indicator	1-15
Internally Generated FM Envelope	1-15
Externally Supplied FM Envelope	1-15
Program Store/Recall	1-16
Special Functions	1-16
Front Panel Inputs/Outputs	1-17
Rear Panel Inputs/Outputs	1-17
General Specifications	1-18

Operational Information 2

THE FRONT PANEL	2-1
Function Selection	2-1
Numeric Entry	2-1
Setting Resolution	2-2
Entry Disable	2-2
Shifted Functions	2-2

TABLE OF CONTENTS

Store/Recall.....	2-2	Address Assignment	2-25
CW FREQUENCIES.....	2-3	Command Interpretation	2-25
RF LEVEL.....	2-4	Remote Programming, 7200 Syntax	2-26
PULSE MODULATION.....	2-5	Remote Programming, 1026 Syntax.....	2-35
FREQUENCY MODULATION.....	2-7	HP 8757 INTERFACE.....	2-39
AMPLITUDE MODULATION	2-9	GIGA-TRONICS 8003 INTERFACE.....	2-40
SWEEP-RELATED FEATURES	2-10	<i>Theory of Operation</i>	3
Front Panel Connectors	2-10	THE COMPUTER	3-1
Markers	2-10	FREQUENCY SYNTHESIS	3-1
FREQUENCY STEP/DWELL SWEEP		Phase Lock Loops	3-1
OPERATION.....	2-11	Dual-loop Synthesis	3-3
FREQUENCY ANALOG SWEEP		The Output Loop.....	3-4
OPERATION	2-13	The Reference Loop	3-6
STEP/DWELL POWER SWEEP		The Downconverter.....	3-10
OPERATION	2-15	Frequencies To 40 GHz	3-11
ANALOG POWER SWEEP OPERATION...	2-17	THE RF PATH.....	3-11
SWEEP COMBINATIONS.....	2-18	PULSE MODULATION	3-11
Freq. and Power Step/Dwell	2-18	LEVEL CONTROL	3-12
Freq. and Power Analog.....	2-18	AMPLITUDE MODULATION.....	3-13
Freq. and Power Step/Dwell and Analog .	2-18	STEP/DWELL SWEEP	3-14
SHIFTED FUNCTIONS	2-19	ANALOG FREQUENCY SWEEP	3-14
Reset	2-19	ANALOG POWER SWEEP	3-15
Local	2-20	FREQUENCY MODULATION	3-15
Adrs.....	2-20	<i>Calibration and Testing</i>	4
Test	2-20	PROCEDURES LISTED	4-1
Atten	2-20	WARM-UP TIME	4-1
Alt	2-20	RECOMMENDED EQUIPMENT	4-2
Offset.....	2-20	POWER SUPPLY CALIBRATION	4-3
Mult.....	2-20	PHASE LOCK LOOP, 100 MHz	4-3
ALC.....	2-21	SAMPLER DRIVERS, 100 MHz VCO.....	4-4
Store	2-21	YIG DRIVER CALIBRATION.....	4-4
SPECIAL	2-21	LEVEL CALIBRATION	4-5
Special Functions and Usage	2-21	PULSE GENERATOR CALIBRATION	4-5
REAR PANEL.....	2-22	AM CALIBRATION	4-5
Rear Panel BNC's.....	2-22	Equipment Setup	4-5
Line Power and Fuse Section.....	2-23	AM External Procedures.....	4-6
Interface Section.....	2-23	AM Internal Procedures	4-6
IEEE-488 INTERFACE.....	2-24		
Interface Hardware Configuration.....	2-24		

TABLE OF CONTENTS

FM CALIBRATION	4-6	AMPLITUDE MODULATION TESTS	4-24
Equipment Setup	4-6	FREQUENCY MODULATION TESTS	4-26
FM External Procedure	4-6	INTERNAL MOD GENERATOR TESTS	4-28
FM Internal Procedure	4-7	MODEL 7200 TEST DATA SHEET	4-29
DIGITAL RAMP	4-7		
SPECTRAL PURITY	4-7	<i>Maintenance</i>	5
TIME BASE, 10 MHz	4-7	GENERAL MAINTENANCE	5-1
ANALOG FREQUENCY SWEEP	4-8	TROUBLESHOOTING PROCEDURE	5-2
Sweep Test Setup	4-8	Introduction	5-2
Analog Sweep Procedure	4-8	Defining the Area of Malfunction	5-2
Filter Alignment Test	4-8	MALFUNCTIONS	5-2
Marker Alignment Test	4-9	General Failure	5-2
Analog Flatness Setup - >2 GHz	4-9	Loss of RF Output	5-2
Analog Flatness Setup - <2 GHz	4-9	Incorrect Output Level	5-3
ANALOG POWER SWEEP CALIBRATION	4-10	Output Frequency Unlocked	5-3
Test Setup	4-10	Output Locked, but Frequency Incorrect	5-4
Power Stop Point Setup, +10 dBm	4-10	FM Malfunction	5-4
Power Stop Point Setup, -10 dBm	4-10	AM Malfunction	5-4
REAR PANEL	4-10	Pulse Modulation Malfunction	5-4
Test Setup	4-10	Frequency Sweep Malfunction	5-4
BLANK/MKR Test	4-10	Power Sweep Malfunction	5-5
NEG BLANK Test	4-10	IEEE-488 Interface Malfunction	5-5
Other BNC Connectors	4-11	TROUBLESHOOTING NOTES	5-6
FRONT PANEL BNC TESTS	4-11	Power Supply	5-6
PERFORMANCE TESTS, INTRO	4-12	The Computer	5-7
Equipment Required	4-12	10 dB Step Attenuator	5-7
Test Data Sheet	4-12	RF Path	5-8
Calibration Cycle	4-12	YIG Oscillator	5-8
Warm-Up	4-12	Leveler	5-8
FREQ. RANGE, RES., ACCURACY	4-13	Detector	5-9
SPURIOUS SIGNALS TESTS	4-15	Level Control Circuit	5-9
SINGLE SIDEBAND PHASE NOISE	4-17	Individual PLL Lock Indicators	5-10
RF OUTPUT POWER TESTS	4-18	Output Phase Lock Loop	5-10
PULSE ON/OFF RATIO TEST	4-19	Divide-By-N	5-10
PULSE RISE/FALL TIME TEST	4-20	YIG Driver	5-10
PULSE OVERSHOOT, SETTLING TIME	4-21	100 MHz Reference Oscillator	5-11
PULSE ACCURACY TEST	4-22	100 MHz PLL	5-11
INTERNAL PULSE GEN TESTS	4-23	10 MHz Master Reference	5-11

TABLE OF CONTENTS

Reference PLL	5-11	O/P SWITCH	6-20
1 Hz PLL	5-12	2-8 LEV/MOD/AMO	6-20
Downconverter PLL	5-12	REF COUPLER	6-20
Output Phase Lock Loop (FM)	5-12	REF SWITCH	6-20
AM/FM Driver (FM)	5-12	SAMPLER ASSEMBLY	6-20
Leveler (AM)	5-12	SAMPLER ASSEMBLY REVERSE MTG ...	6-21
Level Control Circuit (AM)	5-13	DOWNCONVERTER	6-21
AM/FM Driver (AM)	5-13	HIGH BAND FILTERS	6-21
Modulator	5-13	LOW BAND FILTERS	6-21
Pulse Generator (PM)	5-13	COUPLER	6-22
YIG Driver Board	5-13	.01-2 MIXER/AMP	6-22
Analog Sweep Boards (Freq. Sweep)	5-14	100 MHz MOUNT ASSY	6-22
Digital Ramp Board (Freq. Sweep)	5-14	AMP/LVL/MOD 20-26	6-22
Analog Sweep #1 (Power Sweep)	5-14	.01-40 SWITCH/FILTER	6-22
Digital Ramp Board	5-14	40 GHz ASSY	6-23
Level Control Board	5-14	.01-40 GHz OUTPUT SWITCH	6-23
IEEE-488 Interface/Timer Circuit	5-15	.01-40 SWITCH/FILTER	6-23
		BENCH MOUNT DRESS ASSY	6-23
<i>Parts Lists</i>	<i>6</i>	BOTTOM COVER ASSY	6-24
MODEL 7XXX BASIC UNIT	6-1	HANDLE ASSY	6-24
STANDARD PCB ASSY	6-1	M7XXX RACK MOUNT/SLIDES	6-24
SERIES 7200	6-1	M7XXX RACK MOUNT	6-24
FRONT PANEL M7200	6-2	ACCESSORIES ASSY	6-25
OPT ENCODER HARNESS ASSY	6-2	A001 CABLE KIT	6-25
8 CONN MTG PLATE	6-2	OPTION 11, 5 MHz EXT TB	6-25
M7XXX FRONT PANEL OUT	6-3	OPT 16, 1 Hz RESOLUTION	6-25
M7XXX 40 GHz FR PNL OUT	6-3	17, FAST SCAN	6-25
CHASSIS ASSY	6-4	SCAN MODULE	6-26
RECTIFIER ASSY	6-6	OPTION 22	6-26
REAR PANEL ASSY	6-6	RF CONN N-TYPE	6-26
HEATSINK ASSY	6-7	OPTION 24	6-26
.01-20 GHz FREQ ASSY	6-8	OPTION 25	6-26
2-20 GHz FREQ ASSY	6-10	FRONT PANEL I/F PCA (A1)	6-27
.01-26 GHz FREQ ASSY	6-12	IEEE/TIMER PCA (A2)	6-28
2-26 GHz FREQ ASSY	6-14	MEMORY PCA (A3)	6-29
.01-40 GHz FREQ ASSY	6-16	CPU PCA (A4)	6-30
2-40 GHz FREQ ASSY	6-18	PULSE DRIVER PCA (A5)	6-32
8-20 GHz AMP/LVL/MOD	6-20	PULSE GENERATOR PCA (A5A1)	6-34

TABLE OF CONTENTS

AM/FM DRIVER PCA (A6).....	6-37
FUNCTION GENERATOR PCA (A6A1) ...	6-40
SCAN MODULATION PCA (A7).....	6-43
ANALOG SWEEP #1 PCA (A8: 120BA09211).....	6-47
ANALOG SWEEP #1 PCA (A8: 120BA09212).....	6-51
ANALOG SWEEP #2 PCA (A8A1)	6-55
DIGITAL RAMP PCA (A9: 120BA09100).....	6-56
DIGITAL RAMP PCA (A9: 120BA09101).....	6-60
LEVEL PCA (A10)	6-64
LEVEL DRIVER PCA (A10A1).....	6-68
POWER SUPPLY PCA (A11).....	6-71
100 MHz REF PLL PCA (A14)	6-73
1 Hz PLL PCA (A15).....	6-76
REF/DC PLL PCA (A16)	6-80
DIVIDE BY N PCA (A17)	6-84
OUTPUT PLL PCA (A18).....	6-87
YIG DRIVER PCA (A19).....	6-91
DISPLAY DRIVER PCA (A20).....	6-95
HI STAB OSC PCA (A21)	6-97
COMPUTER BUS PCA (A100).....	6-97
I/O BUS PCA (A101)	6-97
CAPACITOR PCA (A102)	6-97
11 DIGIT DISPLAY PCA (A103)	6-98
5 & 9 DIGIT DISPLAY PCA (A104).....	6-98
PUSHBUTTON PCA (A105)	6-98
DATA ENTRY PCA (A106).....	6-99
MAIN TUNE PCA (A107)	6-101
40 GHZ DRIVER PCA (A108)	6-101
5 MHz EXT CLOCK PCA (A115).....	6-102
DETECTOR BUFFER PCA (A200).....	6-103
100 MHz MODULE ASSY (A201: 120CA11500).....	6-105
100 MHz MODULE PCA (A201: 120CA04200).....	6-106
LIST OF MANUFACTURERS	6-109

VOLUME 2

<i>Diagrams</i>	7
M7200 BLOCK DIAGRAM	7-1
STANDARD PCB ASSY	7-2
CHASSIS ASSY.....	7-3
REAR PANEL ASSY	7-5
HEATSINK ASSY.....	7-6
FRONT PANEL ASSY	7-7
BENCH MOUNT DRESS ASSY	7-9
POWER SUPPLY #2.....	7-10
100 MHz MODULE ASSY.....	7-11
.01-26 GHz FREQUENCY ASSY	7-12
FRONT PANEL I/F PCA (A1)	7-A1-1
IEEE/TIMER PCA (A2).....	7-A2-1
MEMORY PCA (A3).....	7-A3-1
CPU PCA (A4)	7-A4-1
PULSE DRIVER PCA (A5).....	7-A5-1
PULSE GENERATOR PCA (A5A1).....	7-A5-5
AM/FM DRIVER PCA (A6)	7-A6-1
FUNCTION GENERATOR PCA (A6A1)..	7-A6-5
SCAN MODULATION PCA (A7)	7-A7-1
ANALOG SWEEP #1 PCA (A8: 120BM09211).....	7-A8-1
ANALOG SWEEP #1 PCA (A8: 120BM09212)	7-A8-6
ANALOG SWEEP #2 PCA (A8A1)	7-A8-10
DIGITAL RAMP PCA (A9: 120BM09100).....	7-A9-1
DIGITAL RAMP PCA (A9: 120BM09101).....	7-A9-5
LEVEL PCA (A10).....	7-A10-1
LEVEL DRIVER PCA (A10A1)	7-A10-6
POWER SUPPLY PCA (A11).....	7-A11-1
100 MHz REF PLL PCA (A14).....	7-A14-1
1 Hz PLL PCA (A15).....	7-A15-1
REF/DC PLL PCA (A16).....	7-A16-1
DIVIDE BY N PCA (A17).....	7-A17-1
OUTPUT PLL PCA (A18).....	7-A18-1
YIG DRIVER PCA (A19)	7-A19-1

TABLE OF CONTENTS

DISPLAY DRIVER PCA (A20)	7-A20-1
HI STAB OSC PCA (A21)	7-A21-1
COMPUTER BUS PCA (A100)	7-A100-1
I/O BUS PCA (A101)	7-A101-1
CAPACITOR PCA (A102)	7-A102-1
11 DIGIT DISPLAY PCA (A103)	7-A103-1
5 & 9 DIGIT DISPLAY PCA (A104)... ..	7-A104-1
PUSHBUTTON PCA (A105)	7-A105-1
DATA ENTRY PCA (A106).....	7-A106-1
MAIN TUNE PCA (A107)	7-A107-1
40 GHZ DRIVER PCA (A108)	7-A108-1
5 MHz EXT CLOCK PCA (A115)	7-A115-1
DETECTOR BUFFER PCA (A200)....	7-A200-1
100 MHz REF OSC PCA (A201).....	7-A201-1

Options 8

OPTION 11: 5 MHz EXT TIME BASE	8-2
OPTION 17: FAST SCAN MODULATION ..	8-3
Specifications: 'SCAN' Mode	8-3
Specifications: 'AM' Mode	8-3
Option 17 Front Panel Operation.....	8-4
Option 17 Theory of Operation	8-5
Option 17 ATP (Fast AM Mode)	8-6
Option 17 ATP (Scan Mode).....	8-7
Option 17 Calibration.....	8-7
Option 17 Assemblies	8-8
OPTION 22: REAR PANEL OUTPUT	8-9
OPTION 24: INTERNAL MODULATION ..	8-10
OPTION 25: PLANAR CROWN OUTPUT..	8-11
OPTION 28: HIGH STAB. TIMEBASE	8-12

Special Configurations 9

SPECIAL CONFIGURATIONS.....	9-1
-----------------------------	-----

Manual Changes 10

Reserved for post-publication changes to this manual.

List of Illustrations

VOLUME 1:

Fig. 1.1: Power Line Connection	1-4
Fig. 1.2: Voltage Selector/Fuse Holder	1-5
Fig. 2.1: Front Panel Operation	2-2
Fig. 2.2: CW Frequencies	2-3
Fig. 2.3: RF Level.....	2-4
Fig. 2.4: Pulse Modulation	2-5
Fig. 2.5: Frequency Modulation	2-7
Fig. 2.6: Amplitude Modulation.....	2-9
Fig. 2.7: Frequency Step/Dwell Sweep	2-11
Fig. 2.8: Frequency Analog Sweep	2-13
Fig. 2.9: Power Step/Dwell Sweep.....	2-15
Fig. 2.10: Analog Power Sweep Operation ...	2-17
Fig. 2.11: Shifted Functions.....	2-19
Fig. 2.12: Series 7200 Rear Panel	2-22
Fig. 2.13: 7200 to 8757 Connection.....	2-39
Fig. 2.14: 7200 to 8003 Connection	2-40
Fig. 3.1: Phase Locked Loop Circuit	3-2
Fig. 3.2: PLL with Prescaler.....	3-3
Fig. 3.3: The Output Loop.....	3-5
Fig. 3.4: The Reference Loop.....	3-7
Fig. 3.5: The Downconverter	3-10
Fig. 3.6: Level Control and AM.....	3-13
Fig. 3.7: Analog Frequency Sweep	3-14
Fig. 3.8: Analog Power Sweep.....	3-15
Fig. 3.9: Frequency Modulation	3-15
Fig. 4.1: Freq. Range, Res., Accuracy	4-13
Fig. 4.2: Spurious Signals Test.....	4-15
Fig. 4.3: Single Sideband Phase Noise.....	4-17
Fig. 4.4: RF Output Power Tests	4-18
Fig. 4.5: Pulse Modulation On/Off Ratio.....	4-19
Fig. 4.6: Pulse Mod Rise/Fall Time	4-20
Fig. 4.7: PM Overshoot and Settling Time ...	4-21
Fig. 4.8: Pulse Modulation Accuracy Test....	4-22
Fig. 4.9: Internal Pulse Generator Tests.....	4-23
Fig. 4.10: Amplitude Modulation Tests	4-24
Fig. 4.11: Frequency Modulation Tests	4-26

TABLE OF CONTENTS

Fig. 4.12: Internal Modulation Generator 4-28


VOLUME 2:


Fig. 8.1: Option 17 Modes 8-4

Fig. 8.2: Fast Scan Modulation 8-5

Fig. 8.3: Scan Test Setup 8-6



Fig. 8.4: Scan Calibration Setup 8-7






WIRE CHART


PRIMARY WIRES		SECONDARY	
1, 2, & 3	1 & 1	3 & 3	7, 7 & 97
4 & 5	4 & 4	4 & 4	8, 8 & 98






NOTES:

- SEE SEPARATE PARTS LIST 120DA11001
BEND SOLDER LUG(ITEM13) APPROX. 90° AS SHOWN



SEE SEPARATE PARTS LIST #120M06610



NOTES:


1. REBSON CABLE MUST FOLD PROPERLY
OVER DISPLAY DRIVER BO. AND DATA ENTRY PCA
2. INSERT PC BOARD BEFORE FASTENING.

Front Panel Assy


DWG# 120BM06610 Rev A


Sheet 2 of 2

7-8




- NOTES:
1. ITEM 6 NOT SHOWN
 2. SEE SEPARATE P/L 120DA11200
 3. FOR INSTALLATION SEE 002CF03600







DETAIL J




DETAIL K




DETAIL L



DETAIL M





FRONT PANEL INTERFACE -- PC ASSY A1

As the name implies, the Front Panel Interface PCA provides for all interface between the front panel and computer. This includes front panel data entry (in the form of keystrokes or knob movement) as well as front panel data display.


U1, a 4 to 16 decoder, decodes the chip selects for the different front panel displays and interfaces. U14 A thru D provide the individual chip selects for the front panel 'Entry Menu' displays, which are gated by the UR/UN line. U2 A provides a load signal for loading data to these displays.


The U3 Keyboard decoder, where D1-11 represent columns and S1-8 are rows, identifies keys pressed and outputs information to the computer bus via U5 buffer. U15 B provides a clock circuit for scanning the keyboard. Whenever keyboard is active, U15 A detects the data available line and causes an interrupt to be generated by U6 A, U11 B. When the computer responds with a chip select from U1 indicating that the keyboard can be read, the interrupt is cleared via U6 A. U7 A and U11 A activate the memory ready line which slows the CPU as required for read cycles to take place.

Any time the front panel knob is turned, the optical decoder generates pulses which are seen at U8 A and B; the flip flops of U8 are set up such that the output at U8-9 indicates which way the knob was turned. U8-5 flips, generating an interrupt via U11 C. When the computer selects the knob to be read a chip select is received at U7-B, from U1, which clears the interrupt.

U4, U5, U9, and U18 provide buffers for computer bus interface.


On the next page of the diagram, U12 is the 'CONFIGURATION' ROM, which stores the information about the unit such as its frequency range and what options it has. It is also programmed to hold various characterization data. U13 is a non-volatile RAM chip which is used to store the current unit settings when the power is turned off. It is also used to store multiple unit setups in memory locations 0 thru 9.






NOTES: UNLESS OTHERWISE SPECIFIED

- 1.) CAPACITOR VALUES ARE IN uF
- 2.) RESISTOR VALUES ARE IN OHMS
- 3.) RESISTORS ARE 1/4W, 1%





IEEE / TIMER -- PC ASSY A2


U10 is the interrupt timer for the CPU. It is clocked by the oscillator consisting of Y1, C10, and C12.

U8 and U9 provide for the addition of an RS-232 interface feature which is not yet implemented.

U12, U13, and U14 operate the instrument's remote control interface, which conforms to the IEEE-488 standard.


U3 decodes chip selects for the circuits on this board. U11 acts as a buffer for certain computer bus lines.


On sheet 4, the outputs of flip-flop U5 are used to latch attenuator data; U7 and U4 provide the proper logic levels for driving the attenuator. The outputs of flip flop U6 are used to latch miscellaneous computer control lines.




04	03	02	01
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
1	1	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

- NOTES: UNLESS OTHERWISE SPECIFIED
1. CAPACITOR VALUES ARE IN uF
 2. RESISTOR VALUES ARE IN OHMS
 3. RESISTORS ARE 1/4W, 1%









MEMORY -- PC ASSY A3


U1 thru U4 are RAMS, used by the CPU for temporary data storage.


U5 thru U14 are ROMs, used to store the instrument's operational software.


The RAMS and ROMs are 32K X 8 and are used in pairs (one for even addresses and the other used for odd), in order to simulate 32K X 16's as required by the 16 bit data bus.











PULSE DRIVER -- PC ASSY A5

The pulse driver PCA has various logic circuits required for directing the pulse signals to the proper locations, as well as the actual pulse driver circuitry which drives the pulse modulators. U12, 13, 14 and 15 are latches providing interface between the I/O bus and the individual circuits on the driver board as well as the pulse generator board (A5A1). U11 decodes the chip selects for the latches and other circuitry.

When EXT Pulse Modulation is selected, the external pulse signal is received at PM_IN, U1-5. The external signal and its complement are output on U1-2 and U1-4. EPM- logic at U1-7 selects one of the signals to propagate U2 A or B, selecting + or - edge trigger when EXT TRIG (+ or -) or EXT PULS (+ or -) is selected. In the case of EXT TRIG the trigger signal (TRIGN) is supplied to the pulse generator PCA (A5A1) via U4 D, U8 C and U9 C. The external pulse signal from U2 A or B is allowed to propagate thru U2 D and ultimately on to the pulse drivers, when U2 D is enabled via U3 A and the EXTPUL logic signal.

The PULSE signal from the pulse generator PCA is allowed to propagate thru U2 C and ultimately on to the pulse driver circuitry, when the INT/TRIG signal is true. This allows only one signal at a time, either the external pulse signal or the internal pulse signal, to drive the pulse modulators.

Pulse Driver (A5)

DWG# 120BM09302 Rev B

Sheet 2 of 4


7-A5-2

The selected pulse signal is provided to the rear panel as the PM_VIDEO signal after being translated to a TTL signal.

U6 A, U4 and associated components allow the rising and falling edge of this signal to be positioned to align with the actual pulsed RF out of the unit. In addition the selected pulse signal (referred to as SAMPN on the schematic) is used for the purpose of sampling the detector voltage on the leveling board when the RF is on. In order to do this it is necessary to delay and shorten the pulse. This is done by U8 A, B, D, U9 A, B and D. The signal is then translated by U10 A, B, Q7 and Q8 to signal levels which are capable of switching the FET samplers on the Leveling PCA. The resulting signal is called SAMPLE.

U1 C and D, and U3 D handle the logic which selects the proper driver to be enabled at U5 A, B or C. The pulse signal is translated to TTL levels at U6 B thru D.

When pulse modulation is not selected the FET samplers on the leveling PCA must stay on continuously. The PULSE_OFF logic signal serves this purpose via U3 C and U7 A.



PULSE GENERATOR -- PC ASSY A5A1

The pulse generator is, as its name implies, a generator. The generator can be separated into 3 sections: the Rate generator, the delay circuitry and the width circuitry.




The rate generator is composed of a phase locked loop with a 10 MHz reference which is translated to TTL levels at U20 D and then enabled at U2 B. U1 is a 3 to 10 MHz VCO and the PLL integrated circuit U3 contains the phase comparator and dividers for the loop. The loop output can be divided by another set of dividers in U4, also programmed by the computer, to give additional frequency ranges which can be selected by U2 C or D. The internal rate generator can be overridden by an external pulse signal or external trigger signal from U5 C. The selected internal or external signal propagates thru U33 A; this is the STARTN signal which is used to gate (via U6 A) a 100 MHz delay line clock U8 D, U22 and C33. This signal is turned into a PM_SYNC signal by U33 D, C, U7 B, C and U20 C, for output to the rear panel.

The delay is generated in 10 ns increments by multiple counters which are clocked by the 100 MHz clock described above. The first counter U10 is a 4 bit counter which counts delays up to 160 ns, U16 a 8 bit counter


counts up to approximately 40.9 us in 160 ns increments, U17 counts up to approximately 10.485 ms in 40.9 us increments and U23 counts up to approximately 2.6 s in 10.485 us increments. These counters are programmed by the computer, allowing up to 2 seconds of delay programmable in 10 ns increments. When the delay cycle is completed and the DEND from U28 A and the COUNT from U10 have propagated thru the gates giving low inputs at U8-6 and 7, U6-10 is toggled and the width cycle starts on the next clock cycle. The beginning of the width cycle causes U6-15 to go high, this signal, after propagating thru U13 A and U33 B, is the actual pulse signal which will ultimately drive the RF pulse modulators.

The width is also generated in 10 ns increments and the counters (U11, U25, U26 and U27) are set up similarly to those which control the delay cycles. The width cycle ends when both inputs to U8 C are low (this is controlled by U11 COUNT and U28 DEND), causing U6 to be reset.

The next trigger from the rate generator will start another delay and width cycle.






GND








NOTES: UNLESS OTHERWISE SPECIFIED


1. CAPACITOR VALUES ARE IN uF
2. RESISTOR VALUES ARE IN OHMS
3. RESISTOR VALUES ARE 1/4W, 1%
4. RESISTOR PACKS ARE 7x390 OHMS











AM/FM DRIVER -- PC ASSY A6


The AM/FM driver PCA has two main functions. The first is to select the internal or external AM or FM signal. The second is to adjust the amplitude of the selected signal according to the depth or deviation required before outputting the signal to the level board (for AM) or the output PLL (for FM).

U3 is an analog switch which is used to select the external AM signal or a signal from the internal generator. The selected signal is buffered by U1 and then converted to a differential signal by U7 A and B. One side of this differential signal is buffered by U25 A for output to the rear panel as the AM_SIG output. Modulator IC, U8, functions as a variable attenuator which is controlled by a voltage from the DAC U4. The voltage at U5-7 changes according to the selected AM depth of modulation. The DAC has a reference voltage which is derived from U9, inverted and attenuated to give 3.2 volts. The output of the variable attenuator U8 is a differential signal which is combined by U2 A to give a single AM signal output. U23 switches this output (the signal can be switched to be DC coupled or inverted to


give an output which is 180 degrees out of phase with the input signal) to the input of U25 B which provides the AM signal to the level board A10.


U10 is an analog switch which is used to select the external FM signal or a signal from the internal generator. The selected signal is buffered by U11 and then converted to a differential signal by U13 A and B. One side of this differential signal is buffered by U26 A for output to the rear panel as the FM_SIG output. The voltage from DAC U4 and U5 A controls the amplitude of the FM signal via U14, depending on the deviation selected. The output of the variable attenuator U14 is a differential signal which is combined by U15 to give a single signal output. This output is then switched by U21 (the signal can be switched to be DC coupled or inverted to give an output which is 180 degrees out of phase with the input signal) to the input of U26 B which provides the FM signal for the output PLL board A18.

U16 decodes chip select lines for other IC's on the board. U17 thru U20 are required to latch data for circuits on this board and also for circuits on the A6A1 PCA.



- NOTES: UNLESS OTHERWISE SPECIFIED
1. CAPACITOR VALUES ARE IN uF
 2. RESISTOR VALUES ARE IN OHMS
 3. RESISTORS ARE 1/4W, 1%
 4. + INDICATES 1/5W, 1% RESISTORS
 5. DIODES ARE 1N4148







FUNCTION GENERATOR -- PC ASSY A6A1

The heart of the Function Generator board is the "Function Generator" chip U1. This IC requires a 10 MHz clock which is supplied external to the board but buffered on board by Q1 and Q2. The IC actually contains two function generators which have been designated as gen A and gen B.

For gen A multiplexers U2, U3 and U4 are used to address RAMs U8, U9 and U10. If INT SINE wave is selected then the computer stores data into the RAMs which is equal to the address which is being programmed. However if INT TRI wave is selected, the computer performs a function on the address data which turns the data from sine data into triangle data and stores the new data into the RAMs. Now a sine or triangle wave is created when the function generator chip outputs data which addresses the RAM and the RAM data becomes DAC U15 input data. The output of this DAC will be the sine or triangle wave (whichever was selected). The components L1, L2, C21, C22, C23 create a low pass filter required to filter out the 10 MHz clock glitches. The SINE CAL pot R4 is used to adjust the amplitude of the sine wave which is then amplified by U16 A the output of which is switched by analog switch U20 or U21. U21 can be switched to allow the sine wave to be converted to a square wave, via U17, the duty cycle of which can be adjusted using R31 and R32. The output of U17 A drives the SQR CAL pot which allows adjustment of the amplitude of the square wave which is then buffered by U16 B before arriving at U20 analog switch. At U20 the Sine or Square wave signal is switched for A_GEN output to the AM/FM Driver PCA (A6).


Generator B operates identically to generator A and has its own set of multiplexers U5, U6 and U7, RAM's U11, U12, U13, DAC U18 and sine wave to square wave converter U17 D.






NOTES: UNLESS OTHERWISE SPECIFIED

1. CAPACITOR VALUES ARE IN uF
2. RESISTOR VALUES ARE IN OHMS
3. RESISTORS ARE 1/4W, 1%
4. + INDICATES 1/5W, 1% RESISTORS





SCAN MODULATION -- PC ASSY A7

(Sheet 1) U10 decodes certain control inputs from the CPU; its outputs are used to activate the relay drivers (U7) for the scan module transfer switch, and also to activate the 17 MHz clock (U9) which drives the analog/digital conversion circuits.

The modulation inputs to this board are applied to U3-B, which switches between internally and externally generated modulation waveforms. There are two paths between U3-B and the second switch, U3-A, which switches between Scan and Fast AM modes. The AM path includes a logarithmic amplifier (U32-B, U1, U4, and U2-A) that is bypassed by the Scan path.

The output of U3A is supplied, by way of a DC amplifier (U5), to the analog-to-digital converter, U12. The ADC outputs are used to drive

the address lines of volatile memories, shown on the sheet 2 of the diagram.

(Sheet 2) RAMs U16-U18 make up a 12-bit RAM which holds correction data for the scan module positive ('coarse') input. U22-U24 make up a 12-bit RAM which holds data for the negative ('fine') input. Both are applied to digital-to-analog converters shown on sheet 3 of the diagram.


Decoders U13-U15 control the address lines of RAMs U16-U18. The inputs to these address lines normally come from the ADC output (see sheet 1). However, when scan calibration points are reached, the inputs to the address lines come from the CPU, which uses the address lines to write new correction data into the RAMs. Input Q2 programs the decoders (U13-15) to connect either the CPU or the ADC to the

address lines. The second set of decoders (U19-U21) serve the same function for the second set of RAMs (U22-U24).

(Sheet 3) The digital-to-analog converters (U25 and U29) convert the correction data from RAM into an analog value with which to drive the inputs of the scan modulator.



The output of DAC U25 is sent through a low-pass filter (see L1) to a high-current output amplifier consisting of U26, U27 and U28. This output provides the positive ('coarse') input to the scan modulator.


The output of DAC U29 is sent through a low pass filter (see L3) to a high-current output amplifier consisting of U31 and U30. This output provides the negative ('fine') input to the scan modulator.




- NOTES: UNLESS OTHERWISE SPECIFIED
1. CAPACITOR VALUES ARE IN μF
 2. RESISTOR VALUES ARE IN OHMS
 3. RESISTORS ARE 1/5W, 1%
 4. * INDICATES 1/4W, 1% RESISTORS

SELN95
70
71
72







ANALOG SWEEP #1 – PC ASSY A8

The analog sweep board provides many signals required during analog sweep. The board has DACs which provide ramps for driving the main tune coils of the YIGs. It also has DACs to provide ramp voltages which trigger a number of comparators, thus generating various logic signals necessary to switch various filters and bands. Another set of DACs are used to control comparator reference voltages according to the marker frequencies which may be set. These comparators then generate the marker pulses.


The DAC U1 section A gives a DC voltage at the output of U11 B which determines the rate at which the unit sweeps. DACs U1 B, U2 A and B are set up to give a voltage at the output of their respective amp (U11 A, U14 B and A) which corresponds to frequency band changes (at 2, 8 and 20 GHz). Specifically, for the 2 GHz band switch point the voltage from U11-1 is the reference voltage for comparator U4 D. The 10V_RAMP from A8A1 is the other input to the comparator. When the ramp voltage reaches the reference voltage the comparator switches, resulting in a pulse at U6-8 which propagates thru U7 and U16, clocking flip flop U8 A. This causes the Q-not output to go low signaling the computer that a band change must take place. This Q-not output also causes the hold line (U15-10) to trigger thereby stopping the ramp on the A8A1 board. In addition the signal is output to the rear panel as the STOP SWP I/O logic signal. When the band change is complete the computer sends a signal CONTN to reset the flip flop U8. The 8 and 20 GHz band changes work similarly.

The 10 volt reference from U17 is inverted by U12 giving a negative reference. The +10V reference is used as the reference for the U4 C comparator. This comparator switches at the end of each sweep and generates a pulse. When the SWP_TRIGN signal is received, (this signal is produced by the front panel SWP TRIG input) U15 A and U8 B cause the RAMP_RESET line to reset the ramp voltage on A8A1.


The 10V_RAMP is applied to U19 A where it is inverted and then summed and then summed at U19 B with different offset voltages, switched by U18, at each band change. These offset voltages cause the ramp at U19-7 to start at 0V for each new band. The amplitude of the ramps are then adjusted by DAC U20 section A and B (using both sections gives a greater range). The resulting ramp is buffered by U47 B and summed together at U22 B with other signals, including the frequency correction signal from the digital ramp board A9. The switch U23 can then select the ramp or an inverted version of this ramp (U22 A) for output to the YIG driver, depending on whether the frequency sweep is increasing or decreasing. Another signal is summed into the ramp at U22 B; this signal is YIG lag compensation. At the start of each band U16 C triggers U24 A causing a pulse at the Q not output. The negative going pulse at U25 A is turned into a negative going spike with decay by the diode CR3 and C20. This is buffered by U25 B and its amplitude is adjusted by DAC U46 according to the sweep rate. The amplitude of the spike is maximum for the highest sweep rate. The output of U47 A is then summed with the frequency correction and the ramp voltage at U22 B.





U32 thru U35 DACs provide reference voltages for up to 8 analog sweep markers. For example, when a marker is set, DAC U32 A generates a reference voltage at U36-7 for comparators U40 C and D. When the 10V_RAMP reaches the reference voltage the comparators flip, generating a marker pulse at the output U40 pin 13 and 14. The width of this pulse is determined by IR1 and R41. The pulse then propagates thru U45 and is buffered to be supplied to the rear panel. The rest of the markers are generated in the same way and are NOR'ed together at U45.


U44 and U26 decode chip selects for the board. U27, U28 and U29 provide buffering necessary for computer bus interface.



NOTES: UNLESS OTHERWISE SPECIFIED
 1. CAPACITOR VALUES ARE IN uF.
 2. RESISTOR VALUES ARE IN OHMS.
 3. RESISTORS ARE 1/5W, 1%.
 4. * INDICATES 1/4W, 1% RESISTORS.







ANALOG SWEEP #1 -- PC ASSY A8

The analog sweep board provides many signals required during analog sweep. The board has DACs which provide ramps for driving the main tune coils of the YIGs. It also has DACs to provide ramp voltages which trigger a number of comparators, thus generating various logic signals necessary to switch various filters and bands. Another set of DACs are used to control comparator reference voltages according to the marker frequencies which may be set. These comparators then generate the marker pulses.


The DAC U1 section A gives a DC voltage at the output of U11 B which determines the rate at which the unit sweeps. DACs U1 B, U2 A and B are set up to give a voltage at the output of their respective amp (U11 A, U14 B and A) which corresponds to frequency band changes (at 2, 8 and 20 GHz). Specifically, for the 2 GHz band switch point the voltage from U11-1 is the reference voltage for comparator U4 D. The 10V_RAMP from A8A1 is the other input to the comparator. When the ramp voltage reaches the reference voltage the comparator switches, resulting in a pulse at U6-8 which propagates thru U7 and U16, clocking flip flop U8 A. This causes the Q-not output to go low signaling the computer that a band change must take place. This Q-not output also causes the hold line (U15-10) to trigger thereby stopping the ramp on the A8A1 board. In addition the signal is output to the rear panel as the STOP SWP I/O logic signal. When the band change is complete the computer sends a signal CONTN to reset the flip flop U8. The 8 and 20 GHz band changes work similarly.

The 10 volt reference from U17 is inverted by U12 giving a negative reference. The +10V reference is used as the reference for the U4 C comparator. This comparator switches at the end of each sweep and generates a pulse. When the SWP_TRIGN signal is received, (this signal is produced by the front panel SWP TRIG input) U15 A and U8 B cause the RAMP_RESET line to reset the ramp voltage on A8A1.


The 10V_RAMP is applied to U19 A where it is inverted and then summed at U19 B with different offset voltages, switched by U18, at each band change. These offset voltages cause the ramp at U19-7 to start at 0V for each new band. The amplitude of the ramps are then adjusted by DAC U20 section A and B (using both sections gives a greater range). The resulting ramp is buffered by U47 B and summed together at U22 B with other signals, including the frequency correction signal from the digital ramp board A9. The switch U23A can then select the ramp or an inverted version of this ramp (U22 A) for output to the YIG driver, depending on whether the frequency sweep is increasing or decreasing. Another signal is summed into the ramp at U22 B; this signal is YIG lag compensation. At the start of each band U16 C triggers U24 A causing a pulse at the Q not output. The negative going pulse at U25 A is turned into a negative going spike with decay by the diode CR3 and C20. This is buffered by U25 B and its amplitude is adjusted by DAC U46 according to the sweep rate. The amplitude of the spike is maximum for the highest sweep rate. The output of U47 A is then summed with the frequency correction and the ramp voltage at U22 B.


U32 thru U35 DACs provide reference voltages for up to 8 analog sweep markers. For example, when a marker is set, DAC U32 A generates a reference voltage at U36-7 for comparators U40 C and D. When the 10V_RAMP reaches the reference voltage the comparators flip, generating a marker pulse at the output U40 pin 13 and 14. The width of this pulse is determined by IR1 and R41. The pulse then propagates thru U45 and is buffered to be supplied to the rear panel. The rest of the markers are generated in the same way and are NOR'ed together at U45.




U44 and U26 decode chip selects for the board. U27, U28 and U29 provide buffering necessary for computer bus interface.




- NOTES: UNLESS OTHERWISE SPECIFIED
1. CAPACITOR VALUES ARE IN μF .
 2. RESISTOR VALUES ARE IN OHMS.
 3. RESISTORS ARE 1/5W, 1%.
 4. * INDICATES 1/4W, 1% RESISTORS.










ANALOG SWEEP #2 -- PC ASSY A8A1


The main function of this board is to generate the various sweep rates.


A DC voltage SWPV is received from the A8 board whose magnitude varies according to the sweep rate selected. U1 switches resistors in parallel with R3 and R4 which gives decade changes in the rate by switching the current flow generated by the current source U2 A and Q1. The rates are controlled by the rate at which the cap C1 charges. The charging cap results in a ramp at U2-7 which can be fine tuned by the rate voltage summed into U2 B. This 0-10V ramp or an external ramp can be selected by U3 as the 10V ramp output. U4 A is used for the purpose of resetting the rate ramp, when RAMP_RESET is selected at U3, by pulling U2-7 to 0V. When HOLD is selected CR1 cathode is pulled low, sinking current from the current source and biasing CR2 such that the voltage on C1 is held constant. This allows the ramp voltage to be held during band crossovers.



NOTES: UNLESS OTHERWISE SPECIFIED

- 1) CAPACITOR VALUES ARE IN uF
- 2) RESISTOR VALUES ARE IN OHMS
- 3) RESISTORS ARE 1/4W, 1%









DIGITAL RAMP PCA – PC ASSY A9


The Digital Ramp PCA circuitry includes circuitry which generates voltage ramps required for both analog and digital sweep modes. It also provides level correction and frequency correction data required during analog sweep.


The DAC U1 section generates a 0 to 10V digital frequency ramp available at the output of U4 B. U10 B is used to switch either this digital frequency ramp or a 10 Volt ramp from the analog sweep board which is supplied to U12 B which provides the ramp output voltage to the front panel. The output of U10 B switch is also provided to U22 B which inverts the ramp. The frequency ramp or the negative frequency ramp is selected by U33 B depending on the direction of the sweep. The ramp selected is the input to the B section of DAC U1 which multiplies the ramp by some factor resulting in a ramp output at U4 A which is proportional to the delta or width of the sweep. DAC U2 section A provides a DC output voltage at U5 B which is proportional to the start frequency of the sweep. This start frequency voltage and the voltage ramp are summed together at U7 A resulting in a -.5 Volt per GHz ramp. This signal and an inverted form of the same signal (U7-7) are used by the level correction circuitry. The .5 V/GHz signal is also buffered by U12 A for output to the Rear


















NOTES: UNLESS OTHERWISE SPECIFIED

1. CAPACITOR VALUES ARE IN u

	< 20 +		> 20	
	AM	CU	AM	CU
.01-20 MED	1	1	0	0
	0	1	0	1

+ 20.1 FOR UNITS
X TO 20.1 GHz



J2

